



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/643,380	08/21/2000	Manoj Khare	42390.P9301	8768
7	590 03/04/2003			
Michael J. Mallie BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 7th Floor 12400 Wilshire Boulevard Los Angeles, CA 90025			EXAMINER	
			TRAN, DENISE	
			ART UNIT	PAPER NUMBER
			2186	
			DATE MAILED: 03/04/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

N

		Application No.	Applicant(s)	7				
		09/643,380	KHARE ET A					
. Office Action Summary		Examiner	Art Unit					
		Denise Tran	2186					
	The MAILING DATE of this communication ap			ce address				
Period fo		•	•					
THE N - Exter after - If the - If NO - Failur - Any n	ORTENED STATUTORY PERIOD FOR REPI MAILING DATE OF THIS COMMUNICATION. Isions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, ply within the statutory minin I will apply and will expire SI te, cause the application to b	er, may a reply be timely filed um of thirty (30) days will be considere K (6) MONTHS from the mailing date of ecome ABANDONED (35 U.S.C.§ 133	this communication.				
1)	Responsive to communication(s) filed on 13	November 2002 .						
2a)□		his action is non-fin	al.					
3) 🗌	Since this application is in condition for allow							
Dispositi	closed in accordance with the practice unde on of Claims	r <i>Ex parte Quayle</i> , 1	935 C.D. 11, 453 O.G. 213.					
4) 🖾	Claim(s) 1-26 is/are pending in the application	on.						
,	4a) Of the above claim(s) is/are withdra	awn from considerat	ion.					
5)	Claim(s) is/are allowed.							
6)⊠	6)⊠ Claim(s) <u>1-26</u> is/are rejected.							
7) 🗌	Claim(s) is/are objected to.							
8) 🗌	Claim(s) are subject to restriction and/	or election requirem	ent.					
Applicati	on Papers							
9) 🗌 -	The specification is objected to by the Examin	er.						
10) 🔲 🗆	Γhe drawing(s) filed on is/are: a)□ acce	epted or b)⊡ objected	I to by the Examiner.					
	Applicant may not request that any objection to t		·	• •				
11) 🔲 -	The proposed drawing correction filed on	_ is: a)□ approved	b) disapproved by the Ex	aminer.				
	If approved, corrected drawings are required in re	• •	n.					
12) 🔲 -	Γhe oath or declaration is objected to by the Ε	xaminer.						
Priority u	nder 35 U.S.C. §§ 119 and 120							
13)	Acknowledgment is made of a claim for foreig	n priority under 35	J.S.C. § 119(a)-(d) or (f).					
a)[☐ All b)☐ Some * c)☐ None of:							
	1. Certified copies of the priority documer	nts have been receiv	red.					
	2. Certified copies of the priority documer	nts have been receiv	ed in Application No	· ·				
* 0	3. Copies of the certified copies of the pricapplication from the International B	ureau (PCT Rule 17	.2(a)).	onal Stage				
	ee the attached detailed Office action for a lis	•		Samal ameller (See S				
	cknowledgment is made of a claim for domes			ional application).				
)	• •						
Attachment	` '							
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 !	nterview Summary (PTO-413) Pap lotice of Informal Patent Applicatio hther:					
.s. Patent and Tr PTO-326 (Re		Action Summary		Part of Paper No. 6				

Art Unit: 2186

DETAILED ACTION

- 1. Claims 1-26 are pending in this Office Action.
- 2. Claims 24 and 26 are objected to because of the following informalities: claim 24, line 1, "the input/output" should be –an input/output—; and claim 26, line 6, "," should be –..- Appropriate correction is required.
- 3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

4. Claims 1-26 are rejected under 35 U.S.C. 102(e) as being anticipated by Sharma et al., U.S. Patent No. 6,085,263, hereinafter Sharma.

As per claim 1, Sharma teaches the use of an apparatus comprising:

Art Unit: 2186

a prefetch engine to prefetch data from a distributed, coherent memory in response to a first transaction from an input/output bus directed to the distributed, coherent memory (e.g. abstract and col. 13, lines 20-42); and

an input/output coherent cache buffer to receive the prefetched data, the coherent cache buffer being coherent with the distributed, coherent memory and with other cache memories in a system including the input/output coherent cache buffer (e.g. abstract and col. 13, lines 20-42).

As per claim 2, Sharma teaches the use of the prefetch operation performed by the prefetch engine is a non-binding prefetch operation such that the prefetched data received by the coherent cache buffer may be altered by a memory in the distributed coherent memory (e.g. col. 7, lines 20-23 and figure 9).

As per claim 3, Sharma teaches the use of the first transaction request is a memory read request and the prefetch engine issues a read request to prefetch data to be read from the distributed, coherent memory in response to the first transaction request (e.g. col. 5, lines 7-47).

As per claim 4, Sharma teaches the use of the first transaction request is a memory write request and the prefetch engine issues a request to prefetch ownership of a memory line in the distributed, coherent memory, the memory line being indicated by the first transaction request (e.g. col. 5, lines 18-21 and col. 7, lines 24-38).

Art Unit: 2186

As per claim 5, Sharma teaches the use of an input/output transaction request buffer to temporarily store transaction requests received from the input/output bus directed to the distributed, coherent memory (e.g. figure 2, elements 212 to 228 and figure 10, elements 812, 814).

As per claim 6, Sharma teaches the use of the prefetch engine prefetches data in response to transaction requests stored in the input/output transaction request buffer (e.g. abstract and col. 14, lines 9-37).

As per claim 7, Sharma teaches the use of the prefetch engine prefetches data in response to transaction requests stored in the input/output transaction request buffer regardless of the order in which the transaction requests were received from the input/output bus (e.g. abstract and col. 14, lines 9-37).

As per claim 8, Sharma teaches the use of a retire engine to retire input/output transaction requests stored in the transaction request buffer in program order after the transaction requests have been completed (e.g. abstract and col. 14, lines 9-37).

As per claim 9, Sharma teaches the use of the retire engine is further to check the input/output coherent cache buffer to determine whether data associated with an

Art Unit: 2186

input/output transaction request to be retired is present in the input/output coherent cache buffer in a valid state (e.g. col. 14, line 61 to col. 15, line 6).

As per claim 10, Sharma teaches the use of coherency is maintained between the input/output coherent cache buffer and the distributed, coherent memory using a MESI protocol (e.g. col. 7, lines 24-40 and col. 8, lines 8-30).

As per claim 11, Sharma teaches a method comprising:

Prefetching data in response to a first input/output transaction request received from an input/output bus and directed to a distributed, coherent memory (e.g. abstract and col. 13, lines 20-42); and

Temporarily storing the prefetched data(e.g. abstract and col. 13, lines 20-42); and

Maintaining coherency between the prefetched data and data stored in the distributed, coherent memory and data stored in other cache memories (e.g. abstract and col. 13, lines 20-42; fig. 1, caches 122-124; col. 7, lines 24-40 and col. 8, lines 8-30).

As per claim 12, Sharma teaches buffering input/output transaction requests received from the input/output bus that are directed to the distributed, coherent memory (e.g., col. 8, lines 40-55 and col. 14, lines 10-37).

Art Unit: 2186

As per claim 13, Sharma teaches the use of prefetching data in response to second and third buffered input/output transactions wherein prefetching data in response to the first, second and third buffered input/output transactions may be performed in any order (e.g. abstract and col. 14, lines 9-60).

As per claims 14-15, Sharma teaches the use of retiring the buffered input/output transactions in the order in which they were issued by the input/output bus (e.g. abstract and col. 14, lines 9-37); the use of the checking the temporarily stored, prefetched data to determine whether valid data corresponding to the transaction request to be retired is temporarily stored (e.g. col. 14, line 61 to col. 15, line 6).

As per claims 16-18, Sharma teaches maintaining coherency using a MESI protocol (e.g. col. 7, lines 24-40 and col. 8, lines 8-30); prefetching including: issuing a request for the data in response to the first transaction request, and receiving the requested data (e.g. col. 5, lines 7-47); and prefetching data in response to a second input/output transaction request received from the i/o bus and directed to the distributed, coherent memory occurs between issuing the request and receiving the requested data (e.g. col. 5, lines 18-21 and col. 7, lines 24-38).

As per claim 19, it is rejected for similar reasons as stated above. Furthermore, Sharma teaches the use of a computer system comprising:

Art Unit: 2186

first and second processing nodes each including at least one processor and at least one caching agent (e.g. figure 1, elements 102-106);

a distributed coherent memory wherein portions of the distributed coherent memory are included within each of the first and second processing nodes (e.g. figure 1, elements 122-128 and col. 13, lines 30-40); and

an input/output node coupled to the first and second processing nodes (e.g. figure 1, element 800), the input/output node comprising:

a prefetch engine to prefetch data from a distributed, coherent memory in response to a first transaction from a first input/output bus directed to the distributed, coherent memory (e.g. abstract and col. 13, lines 20-42); and

an input/output coherent cache buffer to receive the prefetched data, the coherent cache buffer being coherent with the distributed, coherent memory and the caching agents (e.g. abstract and col. 13, lines 20-42).

As per claim 20, Sharma teaches the use of a coherent system interconnect to couple each of the first and second processing nodes to the input/output node, the coherent system interconnect to communicate information to maintain coherency of the distributed, coherent memory and to maintain coherency between the input/output coherent cache buffer and the distributed, coherent memory (e.g. figure 1 and col. 7, line 10 to col. 8, line 40).

Art Unit: 2186

As per claim 21, Sharma teaches coherency is maintained using a MESI protocol (e.g. col. 7, lines 24-40 and col. 8, lines 8-30

As per claim 22, Sharma teaches the use of an interconnection network to communicate information between the first and second processing nodes and the input/output node (e.g. figures 1 and 4).

As per claim 23, Sharma teaches the use of an input/output bridge coupled between the first and second processing nodes and a plurality of input/output buses, the plurality of input/output buses including the first input/output bus, the input/output bridge including the prefetch engine and the input/output coherent cache buffer (e.g. figure 1, elements 102, 800 and 130, and figure 4).

As per claims 24, Sharma teaches the use of an input/output bridge comprising at least one i/o transaction requests received from the plurality of i/o buses that are directed to the distributed, coherent memory (e.g. figure 1, elements 102, 800 and 130, and figure 4; figure 2, elements 212 to 228 and figure 10, elements 812, 814).

As per claim 25, Sharma teaches the use of the prefetch engine prefetches data in response to transaction requests stored in the input/output transaction request buffer regardless of the order in which the transaction requests are stored (e.g. abstract and col. 14, lines 9-37).

Art Unit: 2186

As per claim 26, Sharma teaches wherein the i/o bridge further comprising: a retire engine to check the input/output coherent cache buffer for valid data corresponding to a transaction request to be retired (e.g. col. 14, line 61 to col. 15, line 6) and the retire engine to retire transaction requests stored in the i/o transaction request buffer in program order (e.g. abstract and col. 14, lines 9-37).

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- a) Arora et al. (6119218) is cited to show the use of prefetching data in a system having an i/o bridge.
- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Denise Tran whose telephone number is (703) 305-9823. The examiner can normally be reached on Monday, Thursday, and an alternate Wed. from 8:30 a.m. to 6:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 7467-239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

D.T.

March 2, 2003

Deusyan